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Abstract 
The placement of Flexible Alternating Current Transmission Systems (FACTS) devices in a power network is of 
great importance to ensure the utilization of the full potential of the transmission network. Thyristor Controlled Series 
Capacitor (TCSC) is one of the most effective and widely used devices from the FACTS family which is installed in 
series with a transmission line and offers smooth and flexible control of the line impedance with much faster response 
compared to the traditional control devices. This paper presents a new approach based on Computational Intelligence 
(CI) techniques to find out the optimal placement and parameter setting of TCSC for enhancing power system 
security under single line contingency (N-1 contingency). Firstly, a contingency analysis and ranking process to 
determine the most severe line outage contingencies, considering lines overloaded and bus voltage limit violations as 
a performance index, is performed. Secondly, a relatively new evolutionary optimization technique, namely: 
Differential Evolution (DE) technique is applied to find out the optimal location and parameter setting of TCSC under 
the determined contingency scenarios. To verify our proposed approach and for comparison purposes, simulations are 
performed on an IEEE 6–bus power system and an IEEE 14–bus power system.  The obtained results indicate that 
DE is an easy to use, fast, robust and powerful optimization technique compared with Genetic Algorithm (GA). 
Installing TCSC in the optimal location determined by DE can significantly enhance the security of power system by 
eliminating or minimizing the number of overloaded lines and the bus voltage limit violations.  
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1. Introduction  
The concept of Flexible AC Transmission System (FACTS) devices was proposed by N. G. Hingorani 
[1], Thyristor Controlled Series Capacitor (TCSC) is one of the most effective FACTS devices which are 
increasingly used nowadays in stresses transmission systems. TCSC can enhance the stability, ameliorate 
the dynamic characteristics of power system, and increase the transfer capability of the transmission 
system by reducing the transfer reactance between the buses at which the line is connected. However, it 
has been generally acknowledged that the effectiveness of TCSCs depends importantly on their locations 
and sizes in power system.  
A Newton-Raphson load flow algorithm to solve power flow problems in power system with thyristor 
controlled series capacitor (TCSC) was proposed in [2]. The optimal location of FACTS devices was 
solved based on genetic algorithm in [3].  
Also a lot of work has been done in the contingency analysis research area. Operation scheme of 
FACTS devices to enhance the power system steady-state security level considering a line contingency 
analysis is suggested in [4]. A method for contingency selection and security enhancement of power 
systems by optimal placement of FACTS devices using GA is presented in [5]. Utilization of TCSC 
during single contingencies was investigated in [6]. A new procedure to place TCSC along system 
branches in an attempt to alleviate overloads during single contingency is presented in [7]. 
Recently, a relatively new, easy to implement, reasonably fast, and robust Evolutionary Algorithms 
(EAs) technique, known as Differential Evolution (DE) has been developed [8]. DE has shown great 
promise in several applications including the field of power system [9].  
In this paper, one of the newest EAs techniques, namely DE, is applied to find out the optimal location 
and parameter setting of TCSC device for enhancing power system security under single line 
contingencies through eliminating or minimizing the overloaded lines and the bus voltage limit violations.   
2. Simulation Results 
2.1. Observed results 
For the validation of the proposed techniques simulations are performed on an IEEE 6-bus power 
system and IEEE-14 bus power system and the results are shown below: 
2.1.1 IEEE 6-bus test system 
Contingency analysis and ranking process is performed on this system, there are 11 possible single 
contingencies.  For each single line outage contingency: Firstly, we determined the number of over loaded 
lines (NOLL) and the Number of voltage violation buses (NVVB). Loading of the lines up to their 
thermal limits, 100% loading, is considered to be the threshold or the criterion for determining the 
overloaded lines, and the range [0.9-1.1] p.u. for bus voltage limits is considered to be the threshold or the 
criterion for determining the buses which have voltage limit violations. Secondly, we rank the tripped 
lines according to the severity of the contingency, in other words, according to the performance index 
 as shown in Table 1. PI is zero for the remaining lines. From the contingency 
analysis and ranking process performed on this system, we can see there are 6 lines which are the severest 
contingency scenarios in this system as shown in Table 1. Overloaded lines with their overloading 
percentage and bus voltage limit violations before and after using TCSC in the optimized locations 
obtained by applying DE, and GA techniques after 100 trials for each technique are shown in Table 2, and 
Table 3. Fig. 1 shows the minimization of the objective function achieved by both DE and GA techniques 
when line 6 is outage. 
(PI NOLL NVVB= +
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Table 2 .Overloaded lines and bus voltage violations before and after placing TCSC for IEEE 6-Bus system with optimal location 
and optimal parameter setting of TCSC by DE 
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Table 3.Overloaded lines and bus voltage violations before and after placing TCSC for IEEE 6-Bus system with optimal location 
and optimal parameter setting of TCSC by GA 
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Fig. 1 Minimization of the objective function by both DE and GA techniques for IEEE 6-bus system when line 6 is outage. 
2.1.2 IEEE 14-bus test system 
Contingence analysis and ranking process is also performed on this system as mentioned in IEEE-6 bus 
system. There are 20 possible single contingencies in this system. The severest single line contingency 
scenarios are determined and the tripped lines are ranked according to the performance index, 
as shown in table 4. PI is zero for the remaining lines. Table 5, and Table 6 
shows the overloaded lines with their overloading percentage and bus voltage limit violations before and 
after using TCSC in the optimized locations obtained by applying DE, and GA techniques after 100 trials 
for each technique. The minimization of the objective function achieved by both DE and GA techniques 
when line 17 is outage is shown in Fig. 2.
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Table 4.Contingency ranking of lines for IEEE 14-bus system  
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Table 5.Overloaded lines and bus voltage violations before and after placing TCSC for IEEE 14-Bus system with optimal location 
and optimal parameter setting of TCSC by DE 
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Table 6.Overloaded lines and bus voltage violations before and after placing TCSC for IEEE 14-Bus system with optimal location 
and optimal parameter setting of TCSC by GA 
Tripped 
Line Before Placing TCSC After Placing TCSC
O
pt
im
al
 P
la
ce
m
en
t o
f T
C
SC
 
O
pt
im
al
 S
et
tin
g 
of
 T
C
SC
 
R
an
k 
Fr
om
 B
us
 
To
 B
us
 
O
ve
rlo
ad
ed
  L
in
es
 
O
ve
rlo
ad
in
g 
 %
 
V
ol
ta
ge
 V
io
la
tio
n 
B
us
es
 
O
ve
rlo
ad
ed
 L
in
es
 
O
ve
rlo
ad
in
g 
%
 
V
ol
ta
ge
 V
io
la
tio
n 
B
us
es
 
1 2
1-5   
2-3   
3-4   
4-5   
9-10 
110.918  
191.963 
189.112  
170.627 
133.141 
Bus_2
Bus_4
Bus_5
Bus_6
Bus_7
Bus_13 
Bus_14
1-5  
3-4  
4-5
129.609 
178.561 
167.141
- 3 -0.0896 1
2 3
1-5   
2-5   
3-4   
4-5 
119.381  
135.284  
190.521 
175.416 
Bus_3
Bus_9
Bus_10 
Bus_12 
Bus_13 
2-4  
3-4
121.051 
166.721 - 4 -0.07105 2
1 5 1-2   2-5   
142.960  
163.716 
Bus_9
Bus_10 
Bus_11 
Bus_12 
Bus_13 
Bus_14
1-2  
2-5
133.747 
145.985 - 4 -0.061936 3
5 6 4-5 157.284 
Bus_6
Bus_11 
Bus_12 
Bus_13 
Bus_14 
4-5 114.443 - 7 0.021 4
2 4
1-5   
2-5   
4-5 
116.822  
135.755  
173.714 
Bus_10 
Bus_14
2-5  
4-5
126.357 
152.163 - 5 0.06548 5
7 8 - - 
Bus_9
Bus_10 
Bus_14
- - - 5 0.0798 6
7 9 - - 
Bus_9
Bus_10 
Bus_14
- - - 5 0.05074 7
6 13 12-13 129.682 Bus_13 Bus_14 12-13 125.312 - 5 -0.0928 8
2 5 1-5 119.173 Bus_14 1-5 113.127 - 1 -0.013171 9
5 4 - - Bus_14 - - - 5 0.06987 10
4 7 - - Bus_14 - - - 3 -0.0518 11
4 9 - - Bus_14 - - - 3 -0.054141 12
9 10 - - Bus_10 - - - 3 -0.0786 13
9 14 - - Bus_14 - - - 3 -0.0988 14
13 14 - - Bus_14 - - - 5 0.0894 15
914  Ghamgeen Izat Rashed and Yuanzhang Sun / Procedia Engineering 15 (2011) 908 – 914Ghamgeen Izat Rashed et al. / Procedia Engineering 00 (2011) 000–000 7
0 10 20 30 40 50 60 70 80 90 100
13.80
13.90
14.00
14.10
14.20
14.30
14.40
14.50
14.60
14.70
14.80
Generation
O
bje
ct
iv
e 
Fu
nc
tio
n
 
 
DE
GA
Fig. 2 Minimization of the objective function by both DE and GA techniques for IEEE 14-bus system when line 17 is outage. 
3. Conclusion 
In this paper, the effectiveness of the optimal installation of TCSC for enhancing the security of power 
systems under single line contingencies has been investigated. Determination of the most sever 
contingency scenarios were performed based on the contingency selection and ranking process. One of 
the newest computational intelligence techniques, namely: DE has been successfully applied to the 
problem under consideration. Maximization of power system security is considered as the optimization 
criterion. Also, in this paper, two case studies were conducted using an IEEE 6-bus system and IEEE 14-
bus system. The obtained results show that DE technique has superior feature including high-quality 
solution, stable convergence characteristic, and good computation efficiency. Finally, our results show 
that using TCSC in the optimal location with the optimal parameter setting can significantly improve the 
security of power systems under single line contingencies.  
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